File manager - Edit - /home/newsbmcs.com/public_html/static/img/logo/cell.zip
Back
PK ��ZO��� � Kconfignu �[��� # SPDX-License-Identifier: GPL-2.0 config PPC_CELL bool config PPC_CELL_COMMON bool select PPC_CELL select PPC_DCR_MMIO select PPC_INDIRECT_PIO select PPC_INDIRECT_MMIO select PPC_NATIVE select PPC_RTAS select IRQ_EDGE_EOI_HANDLER config PPC_CELL_NATIVE bool select PPC_CELL_COMMON select MPIC select PPC_IO_WORKAROUNDS select IBM_EMAC_EMAC4 if IBM_EMAC select IBM_EMAC_RGMII if IBM_EMAC select IBM_EMAC_ZMII if IBM_EMAC #test only select IBM_EMAC_TAH if IBM_EMAC #test only config PPC_IBM_CELL_BLADE bool "IBM Cell Blade" depends on PPC64 && PPC_BOOK3S && CPU_BIG_ENDIAN select PPC_CELL_NATIVE select PPC_OF_PLATFORM_PCI select FORCE_PCI select MMIO_NVRAM select PPC_UDBG_16550 select UDBG_RTAS_CONSOLE config AXON_MSI bool depends on PPC_IBM_CELL_BLADE && PCI_MSI select IRQ_DOMAIN_NOMAP default y menu "Cell Broadband Engine options" depends on PPC_CELL config SPU_FS tristate "SPU file system" default m depends on PPC_CELL depends on COREDUMP select SPU_BASE help The SPU file system is used to access Synergistic Processing Units on machines implementing the Broadband Processor Architecture. config SPU_BASE bool select PPC_COPRO_BASE config CBE_RAS bool "RAS features for bare metal Cell BE" depends on PPC_CELL_NATIVE default y config PPC_IBM_CELL_RESETBUTTON bool "IBM Cell Blade Pinhole reset button" depends on CBE_RAS && PPC_IBM_CELL_BLADE default y help Support Pinhole Resetbutton on IBM Cell blades. This adds a method to trigger system reset via front panel pinhole button. config PPC_IBM_CELL_POWERBUTTON tristate "IBM Cell Blade power button" depends on PPC_IBM_CELL_BLADE && INPUT_EVDEV default y help Support Powerbutton on IBM Cell blades. This will enable the powerbutton as an input device. config CBE_THERM tristate "CBE thermal support" default m depends on CBE_RAS && SPU_BASE config PPC_PMI tristate default y depends on CPU_FREQ_CBE_PMI || PPC_IBM_CELL_POWERBUTTON help PMI (Platform Management Interrupt) is a way to communicate with the BMC (Baseboard Management Controller). It is used in some IBM Cell blades. config CBE_CPUFREQ_SPU_GOVERNOR tristate "CBE frequency scaling based on SPU usage" depends on SPU_FS && CPU_FREQ default m help This governor checks for spu usage to adjust the cpu frequency. If no spu is running on a given cpu, that cpu will be throttled to the minimal possible frequency. endmenu PK ��Z�G>q& & Makefilenu �[��� # SPDX-License-Identifier: GPL-2.0 obj-$(CONFIG_PPC_CELL_COMMON) += cbe_regs.o interrupt.o pervasive.o obj-$(CONFIG_PPC_CELL_NATIVE) += iommu.o setup.o spider-pic.o \ pmu.o spider-pci.o obj-$(CONFIG_CBE_RAS) += ras.o obj-$(CONFIG_CBE_THERM) += cbe_thermal.o obj-$(CONFIG_CBE_CPUFREQ_SPU_GOVERNOR) += cpufreq_spudemand.o obj-$(CONFIG_PPC_IBM_CELL_POWERBUTTON) += cbe_powerbutton.o ifdef CONFIG_SMP obj-$(CONFIG_PPC_CELL_NATIVE) += smp.o endif # needed only when building loadable spufs.ko spu-priv1-$(CONFIG_PPC_CELL_COMMON) += spu_priv1_mmio.o spu-manage-$(CONFIG_PPC_CELL_COMMON) += spu_manage.o obj-$(CONFIG_SPU_BASE) += spu_callbacks.o spu_base.o \ spu_syscalls.o \ $(spu-priv1-y) \ $(spu-manage-y) \ spufs/ obj-$(CONFIG_AXON_MSI) += axon_msi.o PK ��ZF֣� � spufs/Makefilenu �[��� # SPDX-License-Identifier: GPL-2.0 obj-$(CONFIG_SPU_FS) += spufs.o spufs-y += inode.o file.o context.o syscalls.o spufs-y += sched.o backing_ops.o hw_ops.o run.o gang.o spufs-y += switch.o fault.o lscsa_alloc.o spufs-$(CONFIG_COREDUMP) += coredump.o # magic for the trace events CFLAGS_sched.o := -I$(src) # Rules to build switch.o with the help of SPU tool chain SPU_CROSS := spu- SPU_CC := $(SPU_CROSS)gcc SPU_AS := $(SPU_CROSS)gcc SPU_LD := $(SPU_CROSS)ld SPU_OBJCOPY := $(SPU_CROSS)objcopy SPU_CFLAGS := -O2 -Wall -I$(srctree)/include -D__KERNEL__ SPU_AFLAGS := -c -D__ASSEMBLY__ -I$(srctree)/include -D__KERNEL__ SPU_LDFLAGS := -N -Ttext=0x0 $(obj)/switch.o: $(obj)/spu_save_dump.h $(obj)/spu_restore_dump.h clean-files := spu_save_dump.h spu_restore_dump.h # Compile SPU files cmd_spu_cc = $(SPU_CC) $(SPU_CFLAGS) -c -o $@ $< quiet_cmd_spu_cc = SPU_CC $@ $(obj)/spu_%.o: $(src)/spu_%.c $(call if_changed,spu_cc) # Assemble SPU files cmd_spu_as = $(SPU_AS) $(SPU_AFLAGS) -o $@ $< quiet_cmd_spu_as = SPU_AS $@ $(obj)/spu_%.o: $(src)/spu_%.S $(call if_changed,spu_as) # Link SPU Executables cmd_spu_ld = $(SPU_LD) $(SPU_LDFLAGS) -o $@ $^ quiet_cmd_spu_ld = SPU_LD $@ $(obj)/spu_%: $(obj)/spu_%_crt0.o $(obj)/spu_%.o $(call if_changed,spu_ld) # Copy into binary format cmd_spu_objcopy = $(SPU_OBJCOPY) -O binary $< $@ quiet_cmd_spu_objcopy = OBJCOPY $@ $(obj)/spu_%.bin: $(src)/spu_% $(call if_changed,spu_objcopy) # create C code from ELF executable cmd_hexdump = ( \ echo "/*" ; \ echo " * $*_dump.h: Copyright (C) 2005 IBM." ; \ echo " * Hex-dump auto generated from $*.c." ; \ echo " * Do not edit!" ; \ echo " */" ; \ echo "static unsigned int $*_code[] " \ "__attribute__((__aligned__(128))) = {" ; \ hexdump -v -e '"0x" 4/1 "%02x" "," "\n"' $< ; \ echo "};" ; \ ) > $@ quiet_cmd_hexdump = HEXDUMP $@ $(obj)/%_dump.h: $(obj)/%.bin $(call if_changed,hexdump) PK ��ZO��� � Kconfignu �[��� PK ��Z�G>q& & � Makefilenu �[��� PK ��ZF֣� � . spufs/Makefilenu �[��� PK � �
| ver. 1.4 |
Github
|
.
| PHP 8.2.28 | Generation time: 0.02 |
proxy
|
phpinfo
|
Settings